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▪ Allocate	using	_mm_malloc(*a, 2097152) 
OR 









▪ #pragma omp parallel for simd aligned(a : 2097152)
OR



















































































▪ Simple	C	implementation,	loop	index	i &	array-access	a[i] uses	“int”	for	loop	
indexing	and	the	induction-variable
e.g. for (int i = 0; i < array_size; i++) {a[i]= …}
▪ The	Kokkos	version	was


































































































e.g.	forall<policy>(index_set, [=] RAJA_DEVICE (long index){


























































Model Original GB/s Optimized GB/s Original GB/s Optimized GB/s
McCalpin	Stream 448 - 129 -
OpenMP 302 438 95 130
Kokkos 298 436 96 129
RAJA 124 436 96 129
Intel®	Xeon Phi™	(Knights	Landing) Intel®	Xeon®	E5-2697v4 (Broadwell)
Conclusions	and	Insights
▪ Out	of	the	box,	C++	and	OpenMP	struggle	to	show	close	to	peak	achievable	
memory	bandwidth.
▪ Partially	down	to	the	knowledge	the	compiler	has	at	compile	time.
▪ Needs	to	know	the	alignment	and	trip	counts	to	generate	the	best vector	code.
▪ Can	use	OpenMP to	give	the	compiler	enough	knowledge	to	do	the	right	
thing.
▪ Using	an	abstraction	layer	hides	some	detail	away.
▪ Must	ensure	the	abstraction	layer	holds	enough	information	to	generate	the	same	
best	vector	code.
▪ Key	optimizations:
▪ Ensure	memory	alignment	(Align	and	tell	compiler).
▪ Remove	abstraction	layer	loop	iteration	typecasts (Avoid	datatype	conversions)
▪ Non-temporal	stores	(for	peak	memory	bandwidth,	use	only	where	applicable)
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